corpus.blog
41554 blogs · 4,417,066 posts Claim your blog
Record · corpus.blog/posts/01a087e6-71d8-726b-8007-2ca7685fbdb4

OpenRISC FPU Port - What is It?

stffrdhrn.github.io · published 25 April 2023

A record is what was published and who pointed at it. The text of the post is not held here: read it at the source, or at its Wayback capture.

Read the post at stffrdhrn.github.io Wayback capture
0blogs citing
First cited
—
Most recent
—
Rank this month
not ranked
Links from this post
23
Words captured
1,559

Cited by

No blog we hold has cited this post yet.

Links from this post

Link
Host
https://openrisc.io/toolchain/2022/02/19/glibc-upstream
openrisc.io
https://en.wikipedia.org/wiki/C_standard_library
en.wikipedia.org
https://www.musl-libc.org
musl-libc.org
https://uclibc-ng.org
uclibc-ng.org
https://en.wikipedia.org/wiki/Floating-point_unit
en.wikipedia.org
https://en.wikipedia.org/wiki/IEEE_754
en.wikipedia.org
https://en.wikipedia.org/wiki/Trigonometry
en.wikipedia.org
https://en.wikipedia.org/wiki/Complex_number
en.wikipedia.org
https://www.phoronix.com/news/GCC-10-OpenRISC-FPU
phoronix.com
https://sourceware.org/newlib/
sourceware.org
https://gcc.gnu.org/onlinedocs/gccint/Soft-float-library-routines.html
gcc.gnu.org
https://developer.arm.com/downloads/-/arm-gnu-toolchain-downloads
developer.arm.com
https://sourceware.org/git/?p=glibc.git;a=blob;f=sysdeps/mips/fpu_control.h;h=d9ab3195bbef0159bf663c720485f8a3bdfbd136;hb=HEAD
sourceware.org
https://sourceware.org/git/?p=glibc.git;a=blob;f=sysdeps/arm/fpu_control.h;h=cadbe927b3df20d06f6f4cf159c94e865a595885;hb=HEAD
sourceware.org
https://en.wikipedia.org/wiki/User_space_and_kernel_space
en.wikipedia.org
https://pubs.opengroup.org/onlinepubs/9699919799/basedefs/fenv.h.html
pubs.opengroup.org
https://pubs.opengroup.org/onlinepubs/9699919799/functions/fesetround.html
pubs.opengroup.org
https://pubs.opengroup.org/onlinepubs/9699919799/functions/feholdexcept.html
pubs.opengroup.org
https://openrisc.io/architecture
openrisc.io
https://developer.arm.com/documentation/ddi0502/g/programmers-model/aarch64-register-descriptions/floating-point-control-register
developer.arm.com
https://riscv.org/wp-content/uploads/2017/05/riscv-privileged-v1.10.pdf
riscv.org
https://ntrs.nasa.gov/api/citations/19960008463/downloads/19960008463.pdf
ntrs.nasa.gov
https://openrisc.io/revisions/r1.4
openrisc.io