Record · corpus.blog/posts/01a087a5-50e0-7112-a20a-43cb68e7b22a

First time I've used this modeling software and was impressed. Working out NTSC Luminance timing logic is a big help after just a couple mins. 100Mhz clock on the FPGA so we can just count nanoseconds. Can export to Verilog after simulation. Most excellent #commodore #vicsrevenge

michaeldoornbos.com · published 18 May 2022

A record is what was published and who pointed at it. The text of the post is not held here: read it at the source, or at its Wayback capture.

0blogs citing
First cited
—
Most recent
—
Rank this month
not ranked
External links
0
Words captured
not extracted

Cited by

No blog we hold has cited this post yet.

Links from this post

This post doesn't link to any pages we've captured.