I do a lot of bit/counter-slicing in Verilog. Sometimes, it's hard to visualize what a slice will look like on a counter, so I made a quick visualizer with a data table to help my brain.

A record is what was published and who pointed at it. The text of the post is not held here: read it at the source, or at its Wayback capture.

First cited

—

Most recent

—

Rank this month

not ranked

External links

0

Words captured

not extracted