Record · corpus.blog/posts/01a08775-eab4-7221-ad76-b46b50a03d07

let's boot with riscv

evilc00kie · published 20 February 2024

A record is what was published and who pointed at it. The text of the post is not held here: read it at the source, or at its Wayback capture.

Read the post at evilcookie.de Wayback capture

0blogs citing

First cited: —
Most recent: —
Rank this month: not ranked
Links from this post: 22
Words captured: 3,108

Cited by

No blog we hold has cited this post yet.

Links from this post

Link

Host

https://en.wikipedia.org/wiki/RISC-V

en.wikipedia.org

https://www.qemu.org/docs/master/system/target-riscv.html

qemu.org

https://github.com/RaphaelPour/riscy/tree/main

github.com

let's boot Read at the source ↗

evilcookie.de

https://en.wikipedia.org/wiki/AArch64

en.wikipedia.org

https://www.ibm.com/history/risc

ibm.com

https://en.wikipedia.org/wiki/ARM_architecture_family

en.wikipedia.org

https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/

cs.stanford.edu

https://github.com/RaphaelPour/riscy

github.com

https://wiki.osdev.org/RISC-V_Bare_Bones

wiki.osdev.org

https://docs.arduino.cc/learn/communication/uart/

docs.arduino.cc

https://www.qemu.org/docs/master/system/riscv/virt.html

qemu.org

https://twilco.github.io/riscv-from-scratch/2019/07/08/riscv-from-scratch-3.html

twilco.github.io

https://en.wikipedia.org/wiki/16550_UART

en.wikipedia.org

https://github.com/mit-pdos/xv6-riscv/blob/riscv/kernel/uart.c

github.com

https://github.com/RaphaelPour/riscy/blob/main/driver/uart.h

github.com

https://android.googlesource.com/platform/external/qemu/+/master/docs/GOLDFISH-VIRTUAL-HARDWARE.TXT

android.googlesource.com

https://github.com/torvalds/linux/blob/master/drivers/rtc/rtc-goldfish.c

github.com

https://stackoverflow.com/q/72640997

stackoverflow.com

https://github.com/Tch1b0/

github.com

https://stackoverflow.com/a/47274698

stackoverflow.com

https://en.wikipedia.org/wiki/X86

en.wikipedia.org