Record · corpus.blog/posts/01a07df2-3f0a-70df-a491-e49e189841bf

Scrying the AMD GFX1250 LLVM Tea Leaves

Chips and Cheese · published 19 July 2026

A record is what was published and who pointed at it. The text of the post is not held here: read it at the source, or at its Wayback capture.

Read the post at chipsandcheese.com Wayback capture

0blogs citing

First cited: —
Most recent: —
Rank this month: not ranked
Links from this post: 33
Words captured: 2,937

Cited by

No blog we hold has cited this post yet.

Links from this post

Link

Host

https://www.amd.com/content/dam/amd/en/documents/solutions/ai/amd-helios-bro.pdf

amd.com

https://www.amd.com/en/blogs/2026/amd-sets-new-bar-for-hpc-with-amd-instinct-mi430x-gpu.html

amd.com

https://github.com/llvm/llvm-project/blame/046acff1018f034e2a5d714c7287b9055148d1c7/llvm/docs/AMDGPUUsage.rst

github.com

https://github.com/llvm/llvm-project/blob/23a32bcedb91f27ffdac5d6e6bc65a3b19b3b36c/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp

github.com

https://github.com/llvm/llvm-project/blob/396a2d700bba0f9d4ac97198921beb7413e5ce5c/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp

github.com

https://github.com/llvm/llvm-project/blob/24c3eaa9ccaffca94e4d82a312fcc4ed13e62476/llvm/lib/Target/AMDGPU/AMDGPU.td

github.com

https://github.com/ROCm/rocm-systems/blob/78ad87698aede7b3ac9c19169e2726b89a0db93a/emulation/rocjitsu/configs/gfx1250.json

github.com

https://github.com/llvm/llvm-project/pull/163951/changes

github.com

https://github.com/llvm/llvm-project/blob/06bf4bfff830207da473c06f2d90f93d777b51bb/llvm/docs/AMDGPUUsage.rst

github.com

https://github.com/llvm/llvm-project/blob/c571b0bd7330a4b737ad7dec31e7f2b52edd3953/llvm/lib/Target/AMDGPU/AMDGPU.td

github.com

https://github.com/ROCm/rocm-systems/blob/78ad87698aede7b3ac9c19169e2726b89a0db93a/projects/rocr-runtime/runtime/hsa-runtime/core/inc/sdma_registers.h

github.com

https://github.com/llvm/llvm-project/blob/13bdd50540a5365f5f25b0fff7410d5d69157a51/llvm/include/llvm/IR/IntrinsicsAMDGPU.td

github.com

https://substackcdn.com/image/fetch/$s_!ry-8!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F513439f6-88a4-4c04-9927-9af31a1380d1_915x348.png

substackcdn.com

https://substackcdn.com/image/fetch/$s_!jK8e!,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fe7d82c9f-ce50-443a-b3b7-a5dfae01649c_918x307.png

substackcdn.com

https://github.com/llvm/llvm-project/blob/c571b0bd7330a4b737ad7dec31e7f2b52edd3953/clang/include/clang/Basic/BuiltinsAMDGPU.td

github.com

https://www.opencompute.org/documents/ocp-microscaling-formats-mx-v1-0-spec-final-pdf

opencompute.org

https://github.com/llvm/llvm-project/blame/0f24969ade9df74b11ff70a2c0b1f49ff49e92fd/llvm/docs/AMDGPUUsage.rst

github.com

https://github.com/llvm/llvm-project/blob/f48200029bf6277d4fe3915b480a5c87c8f172c9/llvm/docs/AMDGPUDMAOperations.md?plain=1

github.com

https://docs.nvidia.com/cuda/parallel-thread-execution/index.html

docs.nvidia.com

https://github.com/llvm/llvm-project/blob/426a44a7780c72e523e29218ec89155f97bf5c78/llvm/include/llvm/IR/IntrinsicsAMDGPU.td

github.com

https://github.com/llvm/llvm-project/blob/469794e66f86f11ae50015f6199179ca83efc58b/llvm/include/llvm/IR/IntrinsicsAMDGPU.td

github.com

https://github.com/llvm/llvm-project/blob/889b2d651a530952339e4992a2b5a891c7dd0af0/llvm/docs/AMDGPUExecutionSynchronization.rst?plain=1

github.com

https://github.com/llvm/llvm-project/blob/cc98c1eb84c690c65fba77b72c269a869978c898/llvm/lib/Target/AMDGPU/SISchedule.td

github.com

https://github.com/llvm/llvm-project/blob/bcb4e7d061ac22bce4ac65f5158a4746fb0edc0f/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cooperative.atomic-basic.ll

github.com

https://arxiv.org/pdf/2507.04786v1

arxiv.org

https://github.com/ROCm/rocm-systems/blob/78ad87698aede7b3ac9c19169e2726b89a0db93a/projects/rccl/src/include/archinfo.h

github.com

https://github.com/llvm/llvm-project/blob/cc98c1eb84c690c65fba77b72c269a869978c898/mlir/include/mlir/Dialect/AMDGPU/IR/AMDGPUOps.td

github.com

https://github.com/llvm/llvm-project/blob/693ded3ecc9c18178c7fc7fc1186d624edb5e62f/mlir/include/mlir/Dialect/AMDGPU/IR/AMDGPUTypes.td

github.com

https://github.com/llvm/llvm-project/blob/378629b2200b092fa33e6171e7c749c95ff92e9c/mlir/include/mlir/Dialect/AMDGPU/IR/AMDGPUOps.td

github.com

https://github.com/triton-lang/triton/blob/main/third_party/amd/lib/TritonAMDGPUToLLVM/TDMUtility.cpp

github.com

https://github.com/llvm/llvm-project/blob/be1b1a77732ce65d8de5f8316f0ce65e2be818ba/llvm/docs/AMDGPUUsage.rst

github.com

https://github.com/llvm/llvm-project/blame/13bdd50540a5365f5f25b0fff7410d5d69157a51/llvm/include/llvm/IR/IntrinsicsAMDGPU.td

github.com

https://github.com/llvm/llvm-project/blob/67dabeefa6271d638f548a68b20ffdc8d457e312/llvm/lib/Target/AMDGPU/GCNSubtarget.h

github.com